Reliability and Maintainability Evaluation of MVDC Submodule Test Evaluation System by Fault-Tree Analysis and Critical Maintenance Time Estimationopen access
- Authors
- Cha, Jae-Hun; Lee, Sang-Hyeok; Song, Sung-Geun; Kang, Feel-Soon
- Issue Date
- Oct-2025
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- Dual-mode test circuit (DTC); fault-tree analysis (FTA); mean time to failure (MTTF); medium voltage direct current (MVDC); operating characteristic (OC) curve; RAM (reliability, availability, and maintainability); submodule
- Citation
- IEEE Access, v.13, pp 177932 - 177944
- Pages
- 13
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE Access
- Volume
- 13
- Start Page
- 177932
- End Page
- 177944
- URI
- https://scholarworks.gnu.ac.kr/handle/sw.gnu/80654
- DOI
- 10.1109/ACCESS.2025.3620283
- ISSN
- 2169-3536
2169-3536
- Abstract
- This paper proposes a new RAM analysis method to evaluate a submodule test system’s Reliability, Availability, and Maintainability for MVDC in the early design stage. To reflect the risk according to the operating characteristics of the so-called Dual-mode test circuit (DTC) combined with the half-bridge submodule, the Mean Time to Failure (MTTF) and failure rate are derived using Fault-Tree Analysis (FTA). Considering the characteristics of the early design stage, where maintenance information is insufficient, the allowable limit of the essential maintenance time is inferred by applying the standardized test method and Operating Characteristic (OC) curve step by step. Finally, the minimum MTTF value to achieve the target availability is determined. The proposed RAM analysis method can provide a valuable guideline for evaluating a system’s Reliability, Availability, and Maintainability (RAM) in the early design stage.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - 공학계열 > 메카트로닉스공학과 > Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.