Cited 0 time in
Reliability and Maintainability Evaluation of MVDC Submodule Test Evaluation System by Fault-Tree Analysis and Critical Maintenance Time Estimation
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Cha, Jae-Hun | - |
| dc.contributor.author | Lee, Sang-Hyeok | - |
| dc.contributor.author | Song, Sung-Geun | - |
| dc.contributor.author | Kang, Feel-Soon | - |
| dc.date.accessioned | 2025-11-05T08:00:09Z | - |
| dc.date.available | 2025-11-05T08:00:09Z | - |
| dc.date.issued | 2025-10 | - |
| dc.identifier.issn | 2169-3536 | - |
| dc.identifier.issn | 2169-3536 | - |
| dc.identifier.uri | https://scholarworks.gnu.ac.kr/handle/sw.gnu/80654 | - |
| dc.description.abstract | This paper proposes a new RAM analysis method to evaluate a submodule test system’s Reliability, Availability, and Maintainability for MVDC in the early design stage. To reflect the risk according to the operating characteristics of the so-called Dual-mode test circuit (DTC) combined with the half-bridge submodule, the Mean Time to Failure (MTTF) and failure rate are derived using Fault-Tree Analysis (FTA). Considering the characteristics of the early design stage, where maintenance information is insufficient, the allowable limit of the essential maintenance time is inferred by applying the standardized test method and Operating Characteristic (OC) curve step by step. Finally, the minimum MTTF value to achieve the target availability is determined. The proposed RAM analysis method can provide a valuable guideline for evaluating a system’s Reliability, Availability, and Maintainability (RAM) in the early design stage. | - |
| dc.format.extent | 13 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
| dc.title | Reliability and Maintainability Evaluation of MVDC Submodule Test Evaluation System by Fault-Tree Analysis and Critical Maintenance Time Estimation | - |
| dc.type | Article | - |
| dc.publisher.location | 미국 | - |
| dc.identifier.doi | 10.1109/ACCESS.2025.3620283 | - |
| dc.identifier.scopusid | 2-s2.0-105019492953 | - |
| dc.identifier.wosid | 001596883500050 | - |
| dc.identifier.bibliographicCitation | IEEE Access, v.13, pp 177932 - 177944 | - |
| dc.citation.title | IEEE Access | - |
| dc.citation.volume | 13 | - |
| dc.citation.startPage | 177932 | - |
| dc.citation.endPage | 177944 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | Y | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Computer Science | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalResearchArea | Telecommunications | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.relation.journalWebOfScienceCategory | Telecommunications | - |
| dc.subject.keywordAuthor | Dual-mode test circuit (DTC) | - |
| dc.subject.keywordAuthor | fault-tree analysis (FTA) | - |
| dc.subject.keywordAuthor | mean time to failure (MTTF) | - |
| dc.subject.keywordAuthor | medium voltage direct current (MVDC) | - |
| dc.subject.keywordAuthor | operating characteristic (OC) curve | - |
| dc.subject.keywordAuthor | RAM (reliability, availability, and maintainability) | - |
| dc.subject.keywordAuthor | submodule | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Gyeongsang National University Central Library, 501, Jinju-daero, Jinju-si, Gyeongsangnam-do, 52828, Republic of Korea+82-55-772-0532
COPYRIGHT 2022 GYEONGSANG NATIONAL UNIVERSITY LIBRARY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
