Novel Dummy Cell Programming Scheme to Improve Retention Characteristics in 3-D NAND Flash Memory
- Authors
- Kim, Donghwi; Yoon, Gilsang; Go, Donghyun; Park, Jounghun; Kim, Jungsik; Lee, Jeong-Soo
- Issue Date
- Aug-2024
- Publisher
- Institute of Electrical and Electronics Engineers
- Keywords
- Charge loss mechanism; downcoupling phenomenon; dummy cell; retention; threshold voltage variation
- Citation
- IEEE Transactions on Electron Devices, v.71, no.8, pp 4644 - 4648
- Pages
- 5
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE Transactions on Electron Devices
- Volume
- 71
- Number
- 8
- Start Page
- 4644
- End Page
- 4648
- URI
- https://scholarworks.gnu.ac.kr/handle/sw.gnu/72428
- DOI
- 10.1109/TED.2024.3416085
- ISSN
- 0018-9383
1557-9646
- Abstract
- A novel dummy cell program (DMP) scheme has been introduced to enhance the retention characteristics of 3-D nand memory. This scheme programs dummy cells prior to the programming of target cells, aiming to induce a floating channel and reduce the channel potential. By programming dummy cells before target cells, the electric field in the tunneling oxide and charge trap layer (CTL) is alleviated, effectively mitigating both vertical and lateral charge loss mechanisms. Experimental characterization of threshold voltage (V-T) variations has been conducted based on program-verify (PV) levels and cell patterns. In the case of the erase-program-erase (EPE) pattern with PV7 dummy and PV3 target cells, a significant reduction of 31% in measured Delta V(T )has been achieved. Notably, similar improvements are observed in the program-program-program (PPP) pattern. These findings strongly support the potential of the proposed DMP scheme in enhancing the reliability of flash memory.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - ETC > Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.