ScholarWorks@Gyeongsang National University

Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

알기쉽게 풀어쓴 FPGA VerilogHDL 디지털 회로설계

Authors
양영일; 류대우
Issue Date
Feb-2018
Publisher
(주)뉴티씨
Pages
373
URI
https://scholarworks.gnu.ac.kr/handle/sw.gnu/35281
ISBN
9791195524761
Files in This Item
There are no files associated with this item.
Appears in
Collections
공과대학 > 반도체공학과 > Books & Book Chapters
Show full item record

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

RSS_1.0 RSS_2.0 ATOM_1.0

Gyeongsang National University Central Library, 501, Jinju-daero, Jinju-si, Gyeongsangnam-do, 52828, Republic of Korea+82-55-772-0532

COPYRIGHT 2022 GYEONGSANG NATIONAL UNIVERSITY LIBRARY. ALL RIGHTS RESERVED.

Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.

BROWSE

한국어