Cited 0 time in
Next high performance and low power flash memory package structure
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Lee, Jung-Hoon | - |
| dc.date.accessioned | 2022-12-27T06:54:57Z | - |
| dc.date.available | 2022-12-27T06:54:57Z | - |
| dc.date.issued | 2007-07 | - |
| dc.identifier.issn | 1000-9000 | - |
| dc.identifier.issn | 1860-4749 | - |
| dc.identifier.uri | https://scholarworks.gnu.ac.kr/handle/sw.gnu/28351 | - |
| dc.description.abstract | In general, NAND flash memory has advantages in low power consumption, storage capacity, and fast erase/write performance in contrast to NOR flash. But, main drawback of the NAND flash memory is the slow access time for random read operations. Therefore, we proposed the new NAND flash memory package for overcoming this major drawback. We present a high performance and low power NAND flash memory system with a dual cache memory. The proposed NAND flash package consists of two parts, i.e., an NAND flash memory module, and a dual cache module. The new NAND flash memory system can achieve dramatically higher performance and lower power consumption compared with any conventional NAND-type flash memory module. Our results show that the proposed system can reduce about 78% of write operations into the flash memory cell and about 70% of read operations from the flash memory cell by using only additional 3KB cache space. This value represents high potential to achieve low power consumption and high performance gain. | - |
| dc.format.extent | 6 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | SCIENCE PRESS | - |
| dc.title | Next high performance and low power flash memory package structure | - |
| dc.type | Article | - |
| dc.publisher.location | 중국 | - |
| dc.identifier.doi | 10.1007/s11390-007-9068-9 | - |
| dc.identifier.scopusid | 2-s2.0-34548667949 | - |
| dc.identifier.wosid | 000248356900003 | - |
| dc.identifier.bibliographicCitation | JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, v.22, no.4, pp 515 - 520 | - |
| dc.citation.title | JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY | - |
| dc.citation.volume | 22 | - |
| dc.citation.number | 4 | - |
| dc.citation.startPage | 515 | - |
| dc.citation.endPage | 520 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Computer Science | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
| dc.subject.keywordAuthor | flash memory | - |
| dc.subject.keywordAuthor | NAND-type | - |
| dc.subject.keywordAuthor | NOR-type | - |
| dc.subject.keywordAuthor | memory localities | - |
| dc.subject.keywordAuthor | buffer or cache memory | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Gyeongsang National University Central Library, 501, Jinju-daero, Jinju-si, Gyeongsangnam-do, 52828, Republic of Korea+82-55-772-0532
COPYRIGHT 2022 GYEONGSANG NATIONAL UNIVERSITY LIBRARY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
