A small data cache for multimedia-oriented embedded systems
- Authors
- Kim, Cheong-Ghil; Park, Jung-Wook; Lee, Jung-Hoon; Kim, Shin-Dug
- Issue Date
- Jan-2008
- Publisher
- ELSEVIER
- Keywords
- data cache; memory hierarchy; multimedia; embedded systems; low power
- Citation
- JOURNAL OF SYSTEMS ARCHITECTURE, v.54, no.1-2, pp 161 - 176
- Pages
- 16
- Indexed
- SCIE
SCOPUS
- Journal Title
- JOURNAL OF SYSTEMS ARCHITECTURE
- Volume
- 54
- Number
- 1-2
- Start Page
- 161
- End Page
- 176
- URI
- https://scholarworks.gnu.ac.kr/handle/sw.gnu/27535
- DOI
- 10.1016/j.sysarc.2007.04.006
- ISSN
- 1383-7621
1873-6165
- Abstract
- This paper proposes a data cache with small space for low power, but high performance on multimedia applications. The basic architecture is a split-cache consisting of a direct-mapped cache with small block size (DMC) and a fully-associative buffer with large block size (FAB). To overcome the disadvantage caused by small cache areas, two hardware mechanisms are enhanced considering the operational behaviors of multimedia applications: an adaptive multi-block prefetching to initiate various fetch sizes for FAB and an efficient block filtering to remove the data likely to be rarely reused for DMC. The simulations on MediaBench show that the proposed 5kB cache can achieve up to 57% and 50% of power saving while providing almost equal and better performance compared with the 16kB 4-way set associative cache and 17kB stream caches, respectively. (C) 2007 Elsevier B.V. All rights reserved.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - 공과대학 > 제어계측공학과 > Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.