Cited 2 time in
A small data cache for multimedia-oriented embedded systems
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kim, Cheong-Ghil | - |
| dc.contributor.author | Park, Jung-Wook | - |
| dc.contributor.author | Lee, Jung-Hoon | - |
| dc.contributor.author | Kim, Shin-Dug | - |
| dc.date.accessioned | 2022-12-27T06:18:02Z | - |
| dc.date.available | 2022-12-27T06:18:02Z | - |
| dc.date.issued | 2008-01 | - |
| dc.identifier.issn | 1383-7621 | - |
| dc.identifier.issn | 1873-6165 | - |
| dc.identifier.uri | https://scholarworks.gnu.ac.kr/handle/sw.gnu/27535 | - |
| dc.description.abstract | This paper proposes a data cache with small space for low power, but high performance on multimedia applications. The basic architecture is a split-cache consisting of a direct-mapped cache with small block size (DMC) and a fully-associative buffer with large block size (FAB). To overcome the disadvantage caused by small cache areas, two hardware mechanisms are enhanced considering the operational behaviors of multimedia applications: an adaptive multi-block prefetching to initiate various fetch sizes for FAB and an efficient block filtering to remove the data likely to be rarely reused for DMC. The simulations on MediaBench show that the proposed 5kB cache can achieve up to 57% and 50% of power saving while providing almost equal and better performance compared with the 16kB 4-way set associative cache and 17kB stream caches, respectively. (C) 2007 Elsevier B.V. All rights reserved. | - |
| dc.format.extent | 16 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | ELSEVIER | - |
| dc.title | A small data cache for multimedia-oriented embedded systems | - |
| dc.type | Article | - |
| dc.publisher.location | 네델란드 | - |
| dc.identifier.doi | 10.1016/j.sysarc.2007.04.006 | - |
| dc.identifier.scopusid | 2-s2.0-42749089393 | - |
| dc.identifier.wosid | 000256608400012 | - |
| dc.identifier.bibliographicCitation | JOURNAL OF SYSTEMS ARCHITECTURE, v.54, no.1-2, pp 161 - 176 | - |
| dc.citation.title | JOURNAL OF SYSTEMS ARCHITECTURE | - |
| dc.citation.volume | 54 | - |
| dc.citation.number | 1-2 | - |
| dc.citation.startPage | 161 | - |
| dc.citation.endPage | 176 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Computer Science | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
| dc.subject.keywordPlus | HARDWARE | - |
| dc.subject.keywordAuthor | data cache | - |
| dc.subject.keywordAuthor | memory hierarchy | - |
| dc.subject.keywordAuthor | multimedia | - |
| dc.subject.keywordAuthor | embedded systems | - |
| dc.subject.keywordAuthor | low power | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Gyeongsang National University Central Library, 501, Jinju-daero, Jinju-si, Gyeongsangnam-do, 52828, Republic of Korea+82-55-772-0532
COPYRIGHT 2022 GYEONGSANG NATIONAL UNIVERSITY LIBRARY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
