Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

이중 NAND 플래시 구조의 버퍼시스템에서 효율적 버퍼 크기

Full metadata record
DC Field Value Language
dc.contributor.author정보성-
dc.contributor.author이정훈-
dc.date.accessioned2022-12-27T03:19:50Z-
dc.date.available2022-12-27T03:19:50Z-
dc.date.issued2011-
dc.identifier.issn1975-5066-
dc.identifier.urihttps://scholarworks.gnu.ac.kr/handle/sw.gnu/24083-
dc.description.abstractAs we know the effects of cache memory research, instruction and data caches can be separated for higher performance with Harvard CPUs. In this paper, we shows the efficiency of buffer system in the instruction and data flash storage medium. And we analyzed characteristics of the data and instruction flash and evaluated the performance. Finally, we propose the best buffer structure with an optimal block size and buffer size for the instruction and data flash.-
dc.format.extent9-
dc.language한국어-
dc.language.isoKOR-
dc.publisher대한임베디드공학회-
dc.title이중 NAND 플래시 구조의 버퍼시스템에서 효율적 버퍼 크기-
dc.title.alternativeThe Efficient Buffer Size in A Dual Flash Memory Structure with Buffer System-
dc.typeArticle-
dc.publisher.location대한민국-
dc.identifier.bibliographicCitation대한임베디드공학회논문지, v.6, no.6, pp 383 - 391-
dc.citation.title대한임베디드공학회논문지-
dc.citation.volume6-
dc.citation.number6-
dc.citation.startPage383-
dc.citation.endPage391-
dc.identifier.kciidART001617955-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClasskciCandi-
dc.subject.keywordAuthorFlash memory-
dc.subject.keywordAuthorcharacteristics of instruction and data-
dc.subject.keywordAuthordual structure-
dc.subject.keywordAuthorcache memory-
Files in This Item
There are no files associated with this item.
Appears in
Collections
공과대학 > 제어계측공학과 > Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Lee, Jung Hoon photo

Lee, Jung Hoon
IT공과대학 (제어로봇공학과)
Read more

Altmetrics

Total Views & Downloads

BROWSE