Cited 1 time in
Parallel Configuration of SiC and Si FETs in LLC Resonant Converter for Battery Charger of Railway Transportation
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kim, C.-E. | - |
| dc.contributor.author | Ryu, S.-G. | - |
| dc.contributor.author | Lee, J.-B. | - |
| dc.date.accessioned | 2022-12-26T12:01:22Z | - |
| dc.date.available | 2022-12-26T12:01:22Z | - |
| dc.date.issued | 2021-12 | - |
| dc.identifier.issn | 1975-8359 | - |
| dc.identifier.issn | 2287-4364 | - |
| dc.identifier.uri | https://scholarworks.gnu.ac.kr/handle/sw.gnu/5669 | - |
| dc.description.abstract | Wide-Band-Gap (WBG) switching semiconductor has been improved for higher efficiency and higher power density. Especially, SiC FET is the most attractive switching semiconductor for mid-voltage and high power applications, such as, railway transportation. Its desired features for high power converter are low on-state resistance, thermal stability, no reverse recovery, high switching speed, and so on. However, faster switching speed derives higher dv/dt of drain-source voltage, then this result in larger voltage ringing and worse switching noise. In this paper, parallel configuration of SiC FET and Si FET is proposed to suppress voltage ringing and minimize switching noise. Based on the characteristics of output capacitances of both SiC and Si FETs, the switching performances of single SiC FET and parallel connection of SiC/Si FETs are compared of voltage ringing and switching noise in LLC resonant converter for 10kW battery charging module of railway transportation. ? The Korean Institute of Electrical Engineers | - |
| dc.format.extent | 6 | - |
| dc.language | 한국어 | - |
| dc.language.iso | KOR | - |
| dc.publisher | Korean Institute of Electrical Engineers | - |
| dc.title | Parallel Configuration of SiC and Si FETs in LLC Resonant Converter for Battery Charger of Railway Transportation | - |
| dc.type | Article | - |
| dc.publisher.location | 대한민국 | - |
| dc.identifier.doi | 10.5370/KIEE.2021.70.12.2035 | - |
| dc.identifier.scopusid | 2-s2.0-85122567822 | - |
| dc.identifier.bibliographicCitation | Transactions of the Korean Institute of Electrical Engineers, v.70, no.12, pp 2035 - 2040 | - |
| dc.citation.title | Transactions of the Korean Institute of Electrical Engineers | - |
| dc.citation.volume | 70 | - |
| dc.citation.number | 12 | - |
| dc.citation.startPage | 2035 | - |
| dc.citation.endPage | 2040 | - |
| dc.type.docType | Article | - |
| dc.identifier.kciid | ART002782954 | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.description.journalRegisteredClass | kci | - |
| dc.subject.keywordAuthor | Output capacitance | - |
| dc.subject.keywordAuthor | Parallel configuration | - |
| dc.subject.keywordAuthor | Si FET | - |
| dc.subject.keywordAuthor | SiC FET | - |
| dc.subject.keywordAuthor | Wide-Band-Gap (WBG) | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Gyeongsang National University Central Library, 501, Jinju-daero, Jinju-si, Gyeongsangnam-do, 52828, Republic of Korea+82-55-772-0532
COPYRIGHT 2022 GYEONGSANG NATIONAL UNIVERSITY LIBRARY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
