Cited 4 time in
Single power supply operated and highly reliable SONOS EEPROMs
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kim, B. | - |
| dc.contributor.author | Lee, S.-E. | - |
| dc.contributor.author | Seo, K.-Y. | - |
| dc.date.accessioned | 2022-12-27T07:45:58Z | - |
| dc.date.available | 2022-12-27T07:45:58Z | - |
| dc.date.issued | 2002 | - |
| dc.identifier.issn | 0374-4884 | - |
| dc.identifier.issn | 1976-8524 | - |
| dc.identifier.uri | https://scholarworks.gnu.ac.kr/handle/sw.gnu/29342 | - |
| dc.description.abstract | Two kinds of polysilicon-oxide-nitride-oxide-silicon (SONOS) transistors were fabricated, whose nitride thicknesses were 40 ? and 70 ?, to investigate the scaling effects. The blocking oxide and the tunnel oxide were 25 ? and 24 ?, respectively, for both devices. The SONOS device with the 40-? nitride layer had a larger memory window and a lower decay rate of programmed charges than the device with a 70-? nitride layer, that means that, for a scaled device, the electrons injected in the nitride layer fill the blocking oxide-nitride interface, as well as the nitride layer, while the injected electrons for the device with a nitride thickness of 70 ? fill part of the nitride bulk. A new programming method, a source/drain program and a channel erase, to operate with only a single power supply of 3 V and to realize high reliability has been proposed. After 1 × 106 program/erase cycles, the interface trap density of the channel region showed only a small increase from the initial density of 8.73 × 1010 cm2 to 1.62 × 1011/cm2 for the proposed programming method. | - |
| dc.format.extent | 3 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Korean Physical Society | - |
| dc.title | Single power supply operated and highly reliable SONOS EEPROMs | - |
| dc.type | Article | - |
| dc.publisher.location | 대한민국 | - |
| dc.identifier.doi | 10.3938/jkps.40.642 | - |
| dc.identifier.scopusid | 2-s2.0-0036012667 | - |
| dc.identifier.bibliographicCitation | Journal of the Korean Physical Society, v.40, no.4, pp 642 - 644 | - |
| dc.citation.title | Journal of the Korean Physical Society | - |
| dc.citation.volume | 40 | - |
| dc.citation.number | 4 | - |
| dc.citation.startPage | 642 | - |
| dc.citation.endPage | 644 | - |
| dc.type.docType | Conference Paper | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.description.journalRegisteredClass | kci | - |
| dc.subject.keywordAuthor | Channel erase | - |
| dc.subject.keywordAuthor | Single power supply | - |
| dc.subject.keywordAuthor | SONOS EEPROMS | - |
| dc.subject.keywordAuthor | Source/drain program | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Gyeongsang National University Central Library, 501, Jinju-daero, Jinju-si, Gyeongsangnam-do, 52828, Republic of Korea+82-55-772-0532
COPYRIGHT 2022 GYEONGSANG NATIONAL UNIVERSITY LIBRARY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
