Cited 0 time in
Temporal Locality with a Long Interval: Hybrid Memory System for High-Performance and Low-Power
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Jung, B.-S. | - |
| dc.contributor.author | Lee, J.-H. | - |
| dc.date.accessioned | 2022-12-26T16:15:46Z | - |
| dc.date.available | 2022-12-26T16:15:46Z | - |
| dc.date.issued | 2019 | - |
| dc.identifier.issn | 1860-949X | - |
| dc.identifier.issn | 1860-9503 | - |
| dc.identifier.uri | https://scholarworks.gnu.ac.kr/handle/sw.gnu/10653 | - |
| dc.description.abstract | In this paper, the main idea is to design DRAM and PCM hybrid memory system with low power consumption and high performance based on effective temporal locality. PCM has two major drawbacks by write operation. First, the number of write operations is limited. Second, PCM has a longer write operation time than DRAM. On the other hand, DRAM can effectively overcome the disadvantages of PCM. Therefore, a page replacement algorithm suitable for the characteristics of DRAM and PCM is necessary for effective DRAM and PCM hybrid memory operation. For page management considering the characteristics of PCM, we proposed a page management method based on the temporal locality of a write reference center. In this paper, pages with the temporal locality that are referenced at short intervals will be managed with hybrid memory; pages with temporal locality that are referenced at long intervals are managed by the proposed buffer system. Furthermore, a hot page is defined by a write operation and a buffer system, and this page is managed in DRAM to reduce the overhead of PCM. According to the simulation results, the proposed hybrid memory achieved performance improvement from about 13 and 10% from Energy-delay product compared with CLOCK-DWF and CLOCK-HM. ? 2019, Springer Nature Switzerland AG. | - |
| dc.format.extent | 15 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Springer Verlag | - |
| dc.title | Temporal Locality with a Long Interval: Hybrid Memory System for High-Performance and Low-Power | - |
| dc.type | Article | - |
| dc.publisher.location | 독일 | - |
| dc.identifier.doi | 10.1007/978-3-319-98881-8_1 | - |
| dc.identifier.scopusid | 2-s2.0-85054881955 | - |
| dc.identifier.bibliographicCitation | Studies in Computational Intelligence, v.789, pp 1 - 15 | - |
| dc.citation.title | Studies in Computational Intelligence | - |
| dc.citation.volume | 789 | - |
| dc.citation.startPage | 1 | - |
| dc.citation.endPage | 15 | - |
| dc.type.docType | Book Chapter | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.subject.keywordAuthor | Hybrid memory | - |
| dc.subject.keywordAuthor | Low-power | - |
| dc.subject.keywordAuthor | Memory architecture | - |
| dc.subject.keywordAuthor | Performance | - |
| dc.subject.keywordAuthor | Temporal locality | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Gyeongsang National University Central Library, 501, Jinju-daero, Jinju-si, Gyeongsangnam-do, 52828, Republic of Korea+82-55-772-0532
COPYRIGHT 2022 GYEONGSANG NATIONAL UNIVERSITY LIBRARY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
