Reliability and Maintainability Evaluation of MVDC Submodule Test Evaluation System by Fault-Tree Analysis and Critical Maintenance Time Estimation

Citations

WEB OF SCIENCE

1
Citations

SCOPUS

1

초록

This paper proposes a new RAM analysis method to evaluate a submodule test system’s Reliability, Availability, and Maintainability for MVDC in the early design stage. To reflect the risk according to the operating characteristics of the so-called Dual-mode test circuit (DTC) combined with the half-bridge submodule, the Mean Time to Failure (MTTF) and failure rate are derived using Fault-Tree Analysis (FTA). Considering the characteristics of the early design stage, where maintenance information is insufficient, the allowable limit of the essential maintenance time is inferred by applying the standardized test method and Operating Characteristic (OC) curve step by step. Finally, the minimum MTTF value to achieve the target availability is determined. The proposed RAM analysis method can provide a valuable guideline for evaluating a system’s Reliability, Availability, and Maintainability (RAM) in the early design stage.

키워드

Dual-mode test circuit (DTC)fault-tree analysis (FTA)mean time to failure (MTTF)medium voltage direct current (MVDC)operating characteristic (OC) curveRAM (reliability, availability, and maintainability)submodule
제목
Reliability and Maintainability Evaluation of MVDC Submodule Test Evaluation System by Fault-Tree Analysis and Critical Maintenance Time Estimation
저자
Cha, Jae-HunLee, Sang-HyeokSong, Sung-GeunKang, Feel-Soon
DOI
10.1109/ACCESS.2025.3620283
발행일
2025-10
유형
Article
저널명
IEEE Access
13
페이지
177932 ~ 177944