Cited 0 time in
단일 데이터패스 구조에 기반한 AES 암호화 및 복호화 엔진의 효율적인 통합설계
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | 정찬복 | - |
| dc.contributor.author | 문용호 | - |
| dc.date.accessioned | 2022-12-27T02:22:53Z | - |
| dc.date.available | 2022-12-27T02:22:53Z | - |
| dc.date.issued | 2012 | - |
| dc.identifier.issn | 1975-5066 | - |
| dc.identifier.uri | https://scholarworks.gnu.ac.kr/handle/sw.gnu/22992 | - |
| dc.description.abstract | An integrated crypto engine for encryption and decryption of AES algorithm based on unified data-path architecture is efficiently designed and implemented in this paper. In order to unify the design of encryption and decryption, internal steps in single round is adjusted so as to operate with columns after row operation is completed and efficient method for a buffer is developed to simplify the Shift Rows operation. Also, only one S-box is used for both key expansion and crypto operation and Key-Box saving expended key is introduced provide the key required in encryption and decryption. The functional simulation based on ModelSim simulator shows that 164 clocks are required to process the data of 128bits in the proposed engine. In addition, the proposed engine is implemented with 6,801 gates by using Xilinx Synthesizer. This demonstrate that 40% gates savings is achieved in the proposed engine, compared to individual designs of encryption and decryption engine. | - |
| dc.format.extent | 7 | - |
| dc.language | 한국어 | - |
| dc.language.iso | KOR | - |
| dc.publisher | 대한임베디드공학회 | - |
| dc.title | 단일 데이터패스 구조에 기반한 AES 암호화 및 복호화 엔진의 효율적인 통합설계 | - |
| dc.title.alternative | Efficient Integrated Design of AES Crypto Engine Based on Unified Data-Path Architecture | - |
| dc.type | Article | - |
| dc.publisher.location | 대한민국 | - |
| dc.identifier.bibliographicCitation | 대한임베디드공학회논문지, v.7, no.3, pp 121 - 127 | - |
| dc.citation.title | 대한임베디드공학회논문지 | - |
| dc.citation.volume | 7 | - |
| dc.citation.number | 3 | - |
| dc.citation.startPage | 121 | - |
| dc.citation.endPage | 127 | - |
| dc.identifier.kciid | ART001670456 | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | kci | - |
| dc.subject.keywordAuthor | AES | - |
| dc.subject.keywordAuthor | Cryptography | - |
| dc.subject.keywordAuthor | Security | - |
| dc.subject.keywordAuthor | Verilog | - |
| dc.subject.keywordAuthor | Xilinx Synthesis | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
Gyeongsang National University Central Library, 501, Jinju-daero, Jinju-si, Gyeongsangnam-do, 52828, Republic of Korea+82-55-772-0532
COPYRIGHT 2022 GYEONGSANG NATIONAL UNIVERSITY LIBRARY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
